

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/085,839	02/25/2002	Michael A. Kozuch	42P10794	1747
8791 BLAKELY SC	7590 01/26/2007 OKOLOFF TAYLOR & ZA	EXAMINER		
12400 WILSHIRE BOULEVARD			GEE, JASON KAI YIN	
SEVENTH FLOOR LOS ANGELES, CA 90025-1030			ART UNIT	PAPER NUMBER
	,		2134	
	taning the same of			
SHORTENED STATUTOR	RY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MONTHS		01/26/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)
	10/085,839	KOZUCH ET AL.
Office Action Summary	Examiner	Art Unit
•	Jason K. Gee	2134
The MAILING DATE of this communication a Period for Reply	appears on the cover sheet w	ith the correspondence address
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory perions. Failure to reply within the set or extended period for reply will, by state that the period for reply will be set or extended period for reply will, by state that the period for reply will be set or extended period for reply will be set or extende	DATE OF THIS COMMUNI: 1.136(a). In no event, however, may a od will apply and will expire SIX (6) MON tute, cause the application to become AB	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).
Status	•	
1) Responsive to communication(s) filed on 01	December 2006.	
2a) ☐ This action is FINAL . 2b) ☒ TI	his action is non-final.	
3) Since this application is in condition for allow	vance except for formal mat	ters, prosecution as to the merits is
closed in accordance with the practice unde	r <i>Ex par</i> te Quayle, 1935 C.D). 11, 453 O.G. 213.
Disposition of Claims		
4) Claim(s) <u>1-7,9-16,18-27,29-44,46 and 47</u> is/	are pending in the application	on.
4a) Of the above claim(s) is/are withd		
5) Claim(s) is/are allowed.		
6)⊠ Claim(s) <u>1-7, 9-16, 18-27, 29-44, and 46-47</u>	is/are rejected.	
7) Claim(s) is/are objected to.	•	
8) Claim(s) are subject to restriction and	I/or election requirement.	
Application Papers		
9) The specification is objected to by the Exami	ner.	
10)⊠ The drawing(s) filed on 25 February 2002 is/		objected to by the Examiner.
Applicant may not request that any objection to the		
Replacement drawing sheet(s) including the corre	ection is required if the drawing	g(s) is objected to. See 37 CFR 1.121(d).
11) ☐ The oath or declaration is objected to by the	Examiner. Note the attached	d Office Action or form PTO-152.
Priority under 35 U.S.C. § 119		
12) ☐ Acknowledgment is made of a claim for foreign a) ☐ All b) ☐ Some * c) ☐ None of:	gn priority under 35 U.S.C.	§ 119(a)-(d) or (f).
1. Certified copies of the priority docume	· · · · · · · · · · · · · · · · · · ·	•
2. Certified copies of the priority docume		
3. Copies of the certified copies of the pr		received in this National Stage
application from the International Bure		
* See the attached detailed Office action for a li	ist of the certified copies not	KAMBIZ ZAND PRIMARY EXAMINER
Attachment(s)	_	
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)		Summary (PTO-413) s)/Mail Date
 Notice of Dransperson's Patent Drawing Review (P10-946) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/0 Paper No(s)/Mail Date 		nformal Patent Application (PTO-152)

Application/Control Number: 10/085,839 Page 2

Art Unit: 2134

DETAILED ACTION

1. This action is response to communication: amendment filed on 12/01/2006.

2. Claims 1-47 are currently pending in this application. Claims 1, 12, 21, 32, and 39 are independent claims. Claims 8, 17, 28, and 45 have been cancelled.

Claim Objections

- 3. The previous claim objections have been withdrawn in response to applicant's cancellation of the claim.
- 4. Claim 12 is objected to because of the following informalities:

As per amended claim 12, the word "registering" (first instance), "compute" and "record" should be changed to "register", "computing" and "recording".

Appropriate correction is required.

Claim Rejections - 35 USC § 112

5. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

6. Claim 10 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

As per claim 10, the recitation of trademarks such as Windows® should not be included in claims. Trademarks can change over time, and impact indefinite language to claims.

Response to Arguments

7. Applicant's arguments filed 07/10/2006 have been fully considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claims 1-9, 11-47 are rejected under 35 U.S.C. 103(a) as being anticipated by England et al. US Patent No. 6,938,164 (hereinafter '164), in view of Bruce Schneier's

Art Unit: 2134

Applied Cryptography (Second Edition), and further in view of Fries US Patent No. 7,036,023 (hereinafter '023).

As per independent claim 1, '164 teaches a method of loading a trustable operating system comprising: identifying a region in a memory of a computer by a one of a plurality of processors (col. 2 lines 16-21; col. 4 line 54 to col. 5 line 12; col. 3 lines 9-13); loading a content into the identified region (col. 5 lines 5-20); registering an identity of the content of the identified region, the registering comprises: recording a hash digest of the content of the identified region (col. 5 lines 49-65), the signed hash digest being stored in a register in the memory of the computer that is accessible to a third party to verify whether the content can be trusted (col. 5 lines 49-65; col. 14 lines 10-24); and causing the one processor to jump to a known entry point in the content (col. 11 line 63 to col. 12 line 20). '164 also teaches that a digest is signed in col. 14 lines 18-25. As a digest is signed, it is inherent that a hash signing engine is available. ('164 col. 14 lines 10-25 teaches that a signed certified digest exists. More information can be found in Schneier pages 38 and 39, where a hash is signed (encrypting a hash with a private key is a method of signing).) However, '164 does not explicitly teach that a hash digest is accessed via a secure channel. It does indeed teach that the microcode is included in a trusted core in col. 14 lines 10-25. The details of this trusted core is taught in '164 col. 5 lines 20-48, and lines 42-48. These lines teach the extraction of this information, which occurs in a protected method. Extracting information via a protected method may be considered as accessing information via a

secured channel. Accessing important information via a secure channel is well known in the art, as can be seen by '023 in col. 5 lines 40-46 and col. 9 lines 45-59.

At the time of the invention, it would have been obvious to one of ordinary skill in the art to include signing a hash digest in a system that registers an identity using a hash digest protocol. One of ordinary skill in the art would have been motivated to perform such an addition to save time. Schneier dictates on page 38 that "To save time, digital signature protocols are often implemented with on-way hash functions.... Instead of signing a document, Alice signs the hash of the document." Also, '164 indicates that additional information on hashing can be found in Schneier: "the reader is directed to a text written by Bruce Schneier and entited "Applied Cryptography: Protocols, Algorithms, and Source Code in C," published by John Wiley & Sons with copyright 1994 (or second edition with copyright 1996)" (col. 5 lines 61-65), and therefore, it is obvious to combine the teachings of Schneier's Applied Cryptography.

At the time of the invention, it would have been obvious to one of ordinary skill in the art to access secure information such as signatures via a secure channel. '164 already teaches storing secure information on a trusted core, such as in col. 5 lines 20-48, and extracting the information securely. One of ordinary skill in the art would be motivated to transport important information such as signed hashes via secured channels to provide security for the system, as sending signatures without a security channel compromises the security of the data as well as the system.

As per claim 2, preventing interference with the identifying, loading, and registering by at least one of a remaining one of the plurality of processors are taught in col. 2 lines 11-25. '164 dictates "According to one aspect, a memory controller prevents CPUs and other I/O bus masters from accessing memory during a code (for example, OS, microkernel, or other trusted core) initialization process." Since this method prevents CPUs to access memory, it will restrict it from identifying, loading, and registering as memory cannot be accessed. Identifying, loading, and registering is taught in col. 9 line 57 to col. 10 line 11.

As per claim 3, preventing interference comprises halting at least one of the remaining ones of the plurality of processors until the identifying, loading, and registering is complete (col. 2 lines 10-25). The other processors are halted as they are being reset. '164 dictates "Once an initialization process has been executed by that CPU, the code is operational and any other CPUs are allowed to access memory (after being reset), as are any other bus masters (subject to any controls imposed by the initiated code)." Identifying, loading, and registering is taught in col. 9 line 57 to col. 10 line 11.

As per claim 4, causing at least one of the remaining ones of the plurality of processors to jump to the known entry point in the content is taught in col. 2 lines 10-25, as it states that "other CPUs are allowed to access memory" after the initialization process is complete.

As per claim 5, identifying comprises receiving a region parameter, the region parameter specifying a location of the region. This is taught in col. 9 lines 59-62, where

Art Unit: 2134

it indicates that the start parameter "refers to the location in memory 110 where trusted core 146 begins (e.g., the memory address of the first instruction of platform trusted code portion 148)."

As per claim 6, the location comprises a range of addresses in the memory of the computer within which the region is located. Addresses are taught already in the rejection for claim 5 above, and can also be found in col. 11 line 63 to col. 12 line 20 and also col. 14 lines 55-65. Also, col. 10 line 55 to col. 11 line 15 indicate a range of addresses that can be accepted.

As per claim 7, the location comprises a start address and a length of the memory of the computer within which the region is located. This is taught in col. 9 lines 57-67: "the Trusted Core Initialization command includes three parameters: start, length of code, and length of memory ... the start parameter refers to the location in memory where trusted core begins (e.g., the memory address of the first instruction...".

As per claim 9, '164 teaches that the content is a component of an operating system to operate the computer. Col. 5 lines 13-20 indicate this: "Various components 144 of an operating system are thus laded into memory 110"

As per claim 11, '164 teaches that loading and registering are uninterruptible.

Col. 14 lines 45-54 indicate that interrupts are disallowed during the initialization process. It is already rejected in the above claims that the initialization process comprises loading and registering.

As per independent claim 12, '164 teaches an article of manufacture comprising: a machine-accessible medium including a data that, when accessed by a machine cause the machine to, halt all but one of a plurality of central processing units (CPU) in a computer (col. 2 lines 10-25; col. 3 lines 9-13); identify a region in a memory of the computer (col. 2 lines 16-21 and col. 4 lines 54 to col. 5 line 12); block access to the identified region by all resources except the non-halted CPU (col. 2 lines 10-25; col. 10 line 55 to col. 11 line 15); load a content into the identified region (col. 5 lines 5-20); registering an identity of the content of the identified region, the registering comprises: compute the cryptographic hash of the identified region (col. 5 lines 49-65; col. 14 lines 10-24; also Schneier); recording the computed cryptographic hash of the content in the identified region (col. 5 line 49 to col. 6 line 5; col. 14 lines 10-24, wherein it teaches that a cryptographically signed digest is retrieved, which would inherently indicate that a hash was recorded); and signing the computed cryptographic hash with a hash signing engine having a secure channel to access the cryptographic hash (rejected using the same arguments as claim 1), the signed cryptographic hash being stored in a register in the memory of the computer that is accessible to a third party to verify whether the content can be trusted (rejection seen in claim 1); and cause the non-halted CPU to being executing at a known entry point in the identified region (col. 11 line 63 to col. 12 line 20).

As per claim 13, '164 teaches that the data that causes the machine to halt all but one of a plurality of CPUs comprises data causing the all but one of a plurality of

Art Unit: 2134

Thoughton Hambon. Torous, oc

CPUs to enter a halted state: "CPUs can be prevented form issuing read and write requests on processor bus 112, or by issuing a halt (e.g., HLT) command to the CPUs which halts the operation of each CPU until it resets" (col. 10 lines (62-67).

As per claim 14, '164 teaches that the data further causes the halted CPUs to exit the halted state after the non-halted CPU has begun executing at the known entry point in the identified region. This is taught in col. 2 lines 10-25, where the CPUs are reset and allowed to access memory through the initiated code.

As per claim 15, '164 teaches in col. 2 lines 10-25 that the data further causes the previously hated CPUs to begin executing at the known entry point in the identified region upon exiting the halted state: "Once an initialization process has been executed by that CPU, the code is operational and any other CPUs are allowed to access memory (after being reset), as are any other bus masters."

As per claim 16, a required platform information is recorded in the hash digest area, as '164 indicates that the digest contains a value that can be considered to uniquely represent the trusted core in use. Erasing a hash digest area (which is a register) is taught in col. 12 lines 31-39. This section teaches that a CPU clears the states of the CPU, which is located in the registers.

Claim 18 is being rejected using the same basis of arguments used to reject claim 5.

Claim 19 is being rejected using the same basis of arguments used to reject claim 6.

Art Unit: 2134

Claim 20 is being rejected using the same basis of arguments used to reject claim 7.

As per independent claim 21, '164 teaches halting all but one of plurality of central processing units in a computer (col. 2 lines 10-25). Blocking access to the identified region by all resources except the non-halted CPU is taught in col. 10 line 55 to col. 11 line 15. Recording a cryptographic hash of the content of the identified region is taught in col. 5 line 49 to col. 6 line 5. Placing the non-halted CPU into a known privileged state is taught in col. 6 lines 38-63. Signing the cryptographic hash with a digest signing engine coupled to the memory of the computer having a secure channel to access the cryptographic hash and storing the hash in a register in the memory that is accessible to a third party to verify whether the content can be trusted is rejected using the same basis of arguments used to reject claim 1.

As per claim 22, jumping to a known entry point in the region is taught in (col. 11 line 63 to col. 12 line 20).

As per claim 23, '164 teaches that halting comprises causing the all but one of a plurality of CPUs to enter a special halted state (col. 10 line 55 to col. 11 line 15). This halted state is special as only the CPUs that need to be halted receive this 'HLT' command.

As per claim 24, '164 teaches exiting the special halted state after the non-halted CPU has begun executing at the known entry point in the identified region. This is taught in col. 2 lines 10-25, where the CPUs are reset and allowed to access memory through the initiated code.

. 2104

Page 11

As per claim 25, '164 teaches in col. 2 lines 10-25 that the data further causes the previously hated CPUs to begin executing at the known entry point in the identified region upon exiting the special halted state: "Once an initialization process has been executed by that CPU, the code is operational and any other CPUs are allowed to access memory (after being reset), as are any other bus masters."

Claim 26 is rejected using the same basis of arguments used to reject claim 16.

Claim 27 is rejected using the same basis of arguments used to reject claim 17.

Claim 29 is being rejected using the same basis of arguments used to reject claim 5. This location is secured, as taught in col. 9 lines 62-67.

Claim 30 is being rejected using the same basis of arguments used to reject claim 6. Col. 11 line 63 to col. 12 line 20 indicate that the addresses are of the trusted core, which is secure.

Claim 31 is being rejected using the same basis of arguments used to reject claim 7. This region is secured, as this is part of the initialization sequence by the trusted core.

As per independent claim 32, '164 teaches an apparatus to load a trustable operating system. '164 is directed toward an apparatus that can allow code to be securely initiated in a computer, which can be considered a start secure operation. Col. 2 lines 10-25 teaches that a processor initiates the process. This startup operation has a memory region parameter, as these lines discuss a memory controller and a restriction of access to a memory by other processors when initialization has started.

Blocking access to a region of memory is taught in these lines as well, as it dictates that a memory controller prevents other CPUs to access the memory. Content is then placed into this memory, as described in col. 5 lines 13-20. A cryptographic hash of the content of the specified region is recorded in the hash digest, as described in col. 5 lines 49-65. This can also be erased, as taught in col. 12 lines 31-39. This section teaches that a CPU clears the states of the CPU, which is located in the registers. Unblocking access is taught in col. 2 lines 10-25, where access is allowed after the initialization process and the other CPUs are reset. Jumping to a known entry point in the content of the specified region is taught in col. 11 line 63 to col. 12 line 20. It is noted that the claim states 'is capable.' A system 'capable' to perform an action indicates that the method is not prohibiting the action from happening. Thus, anything that doesn't stop these things from occurring appears to meet the claim limitations. This holds true for claims 32-37. Signing the cryptographic hash with a digest signing engine coupled to the memory of the computer having a secure channel to access the cryptographic hash and storing the hash in a register in the memory that is accessible to a third party to verify whether the content can be trusted is rejected using the same basis of arguments used to reject claim 1.

As per claim 33, '164 teaches in col. 10 line 55 to col. 11 line 15 that a second processor is prevented from interfering with the first processor's initialization process (SS). The other CPUs can execute this process, as indicated in these lines, and this process can be named a join secure operation (JSO).

As per claim 34, '164 teaches in col. 2 lines 10-25 that when the first processor undergoes the initialization process (SSO), the other CPUs undergo a process in which they cannot interfere with the initialization process (JSO).

As per claim 35, the second processor enters a halted state until the first processor's execution of the initialization process (SSO) is complete. This is taught in col. 10, lines 55-67, where CPUs are halted until they are reset. It is taught in col. 2 lines 10-25 that the CPUs are reset after the first processor has been executed.

As per claim 36, '164 teaches in col. 2 lines 10-25 that a second processor exits the halted state after the first processor's execution of the SSO is complete. This section also indicates that the second processor is then allowed to access the memory in which it was restricted from earlier.

Claim 37 is being rejected using the same basis of arguments used to reject claim 28. Col. 5 lines 49-65 teach computing a cryptographic hash, and a digest signing engine would be necessary for a computing element to compute this hash. Details are also found in col. 11 lines 45-62.

As per claim 38, the cryptographic hash is stored in the digest 138 or in a register, as indicated in col. 5 line 49 to col. 6 line 5. This is outside the specified region memory 110 indicated in col. 5 lines 21-25.

As per independent claim 39, '164 teaches a method of loading a trustable operating system comprising: selecting an area in a memory accessible to a processor (col. 2 lines 10-25); loading a data into the selected area (col. 5 lines 13-30); registering

Art Unit: 2134

an identity of the data loaded in the selected area (as shown in rejection to claim 12); recording a unique cryptographic function of the data loaded in the selected area (as shown in the rejection for claim 12); signing the unique cryptographic function with a hash signing engine having a secure channel to access the unique cryptographic function, the signed unique cryptographic function being stored in a register in memory (as shown in the rejection for claim 12); directing the processor to commence processing at an entry point in the selected area (col. 11 line 63 to col. 12 line 20); and preventing interruption of the selecting, load, registering, recording, signing, and directing until they are completed (col. 2 lines 11-24; since this method prevents CPUs to access memory until the first processor finishes initializing and the other CPUs are reset, it will prevent the selecting, loading, directing, registering, recording, and signing until they are completed. The selecting, loading, directing, registering, recording, and signing are part of the initialization process).

As per claim 40, halting any other processors having access to the memory until the selecting, loading, and directing is complete is taught in col. 10 line 55 to col. 11 line 15. These processors are halted until they are reset, and they are reset after the initialization process is complete, as indicated in col. 2 lines 10-25.

As per claim 41, causing the other processors to commence processing at an entry point in the selected area is taught in col. 2 lines 10-25, where the other CPUs are allowed to access the memory. It is also taught in col. 10 line 55 to col. 11 line 15 that

Art Unit: 2134

the other CPUs are allowed to access the memory within an address range of the trusted core memory.

As per claim 42, receiving a parameter specifying a location of the area to be selected is taught in col. 9 lines 59-62, where it indicates that the start parameter "refers to the location in memory 110 where trusted core 146 begins (e.g., the memory address of the first instruction of platform trusted code portion 148)."

As per claim 43, the location comprises a range of addresses in the memory of the computer within which the region is located. Addresses are taught already in the rejection for claim 5 above, and can also be found in col. 11 line 63 to col. 12 line 20 and also col. 14 lines 55-65. Also, col. 10 line 55 to col. 11 line 15 indicate a range of addresses that can be accepted.

As per claim 44, the location comprises a start address and a length of the memory of the computer within which the region is located. This is taught in col. 9 lines 57-67: "the Trusted Core Initialization command includes three parameters: start, length of code, and length of memory ... the start parameter refers to the location in memory where trusted core begins (e.g., the memory address of the first instruction...".

Claim 45 is rejected using the same basis of arguments used to reject claim 8 above. Registering an identity of the data loaded in the selected area is taught in the rejection for claim 2 above and also in col. 5 lines 49 to col. 6 line 5.

Claim 46 is rejected using the same basis of arguments used to reject claim 9. The memory resides in this device, as it is an internal memory, as indicated in col. 5 lines 5-12.

Application/Control Number: 10/085,839 Page 16

Art Unit: 2134

As per claim 47, '164 indicates in col. 5 lines 13-20 that the operating systems can be Windows® operating systems. It is inherent that Windows® has a graphical user interface.

10. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over the '164 combination as applied above, and further in view of ATPM – Review: Virtual PC 4.0 (April 2001), by Gregory Tetrault.

As per claim 10, col. 5 lines 13-20 indicate various operating systems. A privileged software nucleus is taught in col. 6 lines 38-63, in which different privilege levels are taught. However a virtual machine monitor is not taught in '164. However, this is taught in ATPM's review of Virtual PC, reviewed by Gregory Tetrault. ATPM indicates that Windows® supported virtual machine.

At the time of the invention, it would have been obvious to one of ordinary skill in the art to include the use of virtual machines when using Windows® operating systems. One would have been motivated to perform such an addition, because a virtual machine is an option provided by operating systems such as Windows®, and is useful for networking. Col. 3 lines 4-14 of '164 indicates that the invention can apply to network PCs as well, and a virtual machine is an example of a network PC.

Conclusion

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jason K. Gee whose telephone number is (571) 272-6431. The examiner can normally be reached on M-F, 7:00 am to 4:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis-Jacques can be reached on (571) 272-38386962. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jason Gee Patent Examiner Technology Center 2134 01/17/2007

KAMBIZ ZAND PRIMARY EXAMINER